

# Diamond Metal-Oxide-Semiconductor Field-effect Transistors on a Large-area Wafer

Jiangwei Liu

Research Center for Electronic and  
Optical Materials  
National Institute for Materials Science  
Tsukuba, Japan  
[liu.jiangwei@nims.go.jp](mailto:liu.jiangwei@nims.go.jp)

Hiroataka Ohsato,

Research Network and Facility Services  
Division  
National Institute for Materials Science  
Tsukuba, Japan  
[Oosato.hiroataka@nims.go.jp](mailto:Oosato.hiroataka@nims.go.jp)

Bo Da,

Center for Basic Research on Materials  
National Institute for Materials Science  
Tsukuba, Japan  
[Da.bo@nims.go.jp](mailto:Da.bo@nims.go.jp)

Yasuo Koide

Research Center for Electronic and  
Optical Materials  
National Institute for Materials Science  
Tsukuba, Japan  
[Koide.yasuo@nims.go.jp](mailto:Koide.yasuo@nims.go.jp)

**Abstract**—Diamond is promising for high-power, high-frequency, and high-temperature applications. By now, most of diamond metal-oxide-semiconductor field-effect transistors (MOSFETs) are fabricated on small-area diamond wafers ( $3 \times 3 \text{ mm}^2$ ). In order to push forward the diamond electronic devices for future practical application, it is necessary to investigate the electrical properties of them on the large-area wafers. In this study, we fabricate planar-type and T-type hydrogen-terminated diamond MOSFETs on a large-area wafer ( $8 \times 8 \text{ mm}^2$ ). Electrical properties of them are investigated and discussed.

**Keywords**—Diamond, MOSFET, large-area wafer, T-type

## I. INTRODUCTION

It is well-known that diamond has been studied for applications in high-temperature, high-power, and high-frequency electronic devices because of its wide band gap energy, high breakdown field, high carrier mobility, and large thermal conductivity [1].

Development of diamond-based electronic devices has been limited by the low free carrier densities at room temperature due to the high activation energies of boron (370 meV) and phosphorus (570 meV) dopants. Fortunately, *p*-type hydrogen-terminated diamond (H-diamond) channel layer can accumulate two-dimensional hole gases on the surface with sheet hole density of  $10^{12} \sim 10^{13} \text{ cm}^{-2}$ . Notably, after exposing the H-diamond in the  $\text{NO}_2$  ambient or annealing in the  $\text{NH}_3 + \text{H}_2$  ambient [2, 3], its hole density can be increased to be as high as  $10^{14} \text{ cm}^{-2}$ . Therefore, the H-diamond is believed to be a promising channel layer for fabricating high-performance diamond electronic devices, such as metal-oxide-semiconductor field-effect transistors (MOSFETs).

In the previous studies [4-9], most of the H-diamond MOSFETs were fabricated on small-area diamond wafers with size of  $3 \times 3 \text{ mm}^2$ . They showed excellent electrical properties with high output current, large extrinsic transconductance, and high breakdown voltage. Recently, the 3-inch single-crystalline diamond wafer has been grown in laboratory successfully [10]. Further, the 0.5-inch wafer has been commercially available. Therefore, it is assumed that the diamond-based MOSFET power devices can be used in our common lives in the near future.


In order to push forward the diamond electronic devices for practical application, it is necessary to investigate the

electrical properties of them on the large-area wafer. In this study, we fabricate the planar-type and T-type diamond MOSFETs on a large-area wafer ( $8 \times 8 \text{ mm}^2$ ). Electrical properties of them are investigated and discussed.

## II. EXPERIMENTAL

Figure 1 shows fabrication process for the H-diamond MOSFETs. An Ib-type diamond (100) substrate with a dimension of  $8 \times 8 \times 0.3 \text{ mm}^3$  was cleaned in the  $\text{H}_2\text{SO}_4 + \text{HNO}_3$  acid solution at  $300^\circ\text{C}$  for 3 hours [Fig. 1(a)]. The H-diamond homoepitaxial layer was grown via a microwave plasma-enhanced chemical vapor deposition system [Fig. 1(b)]. The  $\text{H}_2$  and  $\text{CH}_4$  flow rates were 500 and 0.5 sccm, respectively. The deposition temperature, chamber pressure, and growth time for the H-diamond epitaxial layer were  $900 \sim 940^\circ\text{C}$ , 80 Torr, and 1.5 h, respectively. Thickness was around 150 nm. Mesa-structure was formed by etching the H-diamond in an  $\text{O}_2$  ambient using a capacitively-coupled plasma reactive ion etching system [Fig. 1(c)]. The  $\text{O}_2$  flow rate, chamber pressure, source power, and etching time were 100 sccm, 10 Pa, 50 W, and 90 s, respectively.

Source/drain Ohmic contact electrodes of Pd/Ti/Au with thickness of 10/20/200 nm were formed using an electron-gun evaporation system [Fig. 1(d)]. Oxide insulators of  $\text{Al}_2\text{O}_3/\text{HfSiO}_2$  bilayer were deposited by atomic layer deposition (ALD) and sputtering deposition (SD) techniques, respectively [Fig. 1(e)]. The ALD- $\text{Al}_2\text{O}_3$  with a thickness of 4.0 nm contacted with the H-diamond directly. It impacts as a buffer layer to protect the hydrogen surface from damaged by the plasma discharge during the SD- $\text{HfSiO}_2$  deposition. The high dielectric constant SD- $\text{HfSiO}_2$  oxide insulator was employed to response the high hole density at a small gate voltage. Gate contact electrodes of Ti/Au (10/200 nm) were formed via the electron-gun evaporation system. Electrical properties for the H-diamond MOSFETs were measured with a four-probe system at room temperature.




**Fig. 1** Fabrication process for the H-diamond MOSFETs: (a) Cleaned diamond substrate, (b) H-diamond epitaxial layer growth, (c) mesa-structure formation, (d) Ohmic contact formation, and (e) Gate metal and gate contact formation.

### III. RESULTS AND DISCUSSION

#### A. Surface Morphology and Schematic Diagram

Figures 2(a), 2(b), and 2(c) show top views for the entire H-diamond MOSFETs, one planar-type MOSFET, and one T-type MOSFET, respectively. There are 720 H-diamond MOSFETs on the wafer. Gate width ( $W_G$ ) for all of them is the same as 100  $\mu\text{m}$ . Figs. 2(d) and 2(e) show schematic diagrams for the planar-type and T-type MOSFETs, respectively.


For the planar-type H-diamond MOSFETs, there are interspaces between source/drain and gate electrodes with the distances of 3.5  $\mu\text{m}$ . The gate length ( $L_G$ ) increases from 3.0  $\mu\text{m}$  to 31.0  $\mu\text{m}$ . For the T-type H-diamond MOSFETs, there are no interspaces between source/drain and gate electrodes. Therefore, on-resistance ( $R_{ON}$ ) of the T-type H-diamond MOSFET is lower than that of the planar-type one with the same  $L_G$ .




**Fig. 2.** (a), (b), and (c) Top views for the entire H-diamond MOSFETs, one planar-type MOSFET, and one T-type MOSFET, respectively. (d) and (e) Schematic diagrams for the planar-type and T-type MOSFETs, respectively.

#### B. Electrical properties for the H-diamond MOSFETs

Figures 3(a) and 3(b) show drain current ( $I_D$ ) as functions of drain voltage ( $V_D$ ) for the planar-type and T-type H-diamond MOSFETs, respectively. The  $L_G$  for both of them is the same as 3.0  $\mu\text{m}$ . The  $I_D$  is normalized by the  $W_G$  of 100  $\mu\text{m}$ . The measurement gate-to-source voltage ( $V_{GS}$ ) is increased from  $-20.0$  V to  $10.0$  V in steps of  $+1.0$  V.



**Fig. 3.** (a) and (b) Drain current as functions of drain voltage for the planar-type and T-type H-diamond MOSFETs, respectively.



**Fig. 4.** (a) and (b) Current maximum and on-resistance as a function of gate length for the planar-type H-diamond MOSFETs, respectively.

Both planar-type and T-type MOSFETs show  $p$ -type characteristics and distinct pinch-off behaviors. The maximum  $I_D$  ( $I_{D,max}$ ) values for the planar-type and T-type MOSFETs are  $-0.8$  and  $-3.0$  mA/mm, respectively. At  $V_{GS} = -20.0$  V, the  $R_{ON}$  for the planar-type H-diamond MOSFET is  $1.2 \times 10^4 \Omega \text{ mm}$ , which is three times larger than that of the T-type MOSFET of  $3.0 \times 10^3 \Omega \text{ mm}$ . There are three kinds of resistances for the  $R_{ON}$  of planar-type H-diamond MOSFET, which are Pd/Ti/Au Ohmic contact resistance, channel resistance under oxide insulator, and the H-diamond surface resistance at the interspaces between source/drain and gate electrodes. Since the surface resistance for the T-type H-diamond MOSFET do not exist, it demonstrates smaller  $R_{ON}$  and larger  $I_{D,max}$ .

Figure 4(a) and 4(b) summarize the  $I_{D,max}$  and  $R_{ON}$  as a function of the  $L_G$  for the planar-type H-diamond MOSFETs. With the  $L_G$  increasing from 3.0  $\mu\text{m}$  to 31.0  $\mu\text{m}$ , the  $I_{D,max}$  has a decrease tendency and the  $R_{ON}$  has an increase tendency. The increase of the  $L_G$  indicates the enhancement of the channel resistance for the H-diamond MOSFETs, which leads to the variation of the  $I_{D,max}$  and  $R_{ON}$ .

### IV. CONCLUSIONS

In this study, we have fabricated the planar-type and T-type H-diamond MOSFETs on a large-area diamond wafer and investigated their electrical properties. This study is an initial stage to push forward the development of diamond MOSFETs for future practical applications.

### REFERENCES

- [1] C. J. H. Wort and R. S. Balmer, "Diamond as an electronic material," *Mater. Today*, vol. 11, pp. 22–28, Jan./Feb. 2008.
- [2] H. Sato and M. Kasu, "Maximum hole concentration for hydrogen-terminated diamond surfaces with various surface orientations obtained by exposure to highly concentrated  $\text{NO}_2$ ," *Diam. Relat. Mater.*, vol. 31, pp. 47–49, Jan. 2013.
- [3] M. Imura, K. Nakajima, M. Liao, and Y. Koide, "Growth mechanism of  $c$ -axis-oriented AlN on (111) diamond substrates by metal-organic vapor phase epitaxy," *J. Cryst. Growth*, vol. 312, pp. 1325–1328, Apr. 2010.

- [4] J. Liu, M. Liao, M. Imura, and Y. Koide, "Normally-off HfO<sub>2</sub>-gated diamond field effect transistors," *Appl. Phys. Lett.*, vol. 103, no. 9, pp. 092905-1–092905-4, Aug. 2013.
- [5] J. Liu, M. Liao, M. Imura, A. Tanaka, H. Iwai, and Y. Koide, "Low on-resistance diamond field-effect transistor with high- $k$  ZrO<sub>2</sub> as dielectric," *Sci. Rep.*, vol. 4, p. 6395, Sep. 2014.
- [6] J. Liu, H. Ohsato, M. Y. Liao, M. Imura, E. Watanabe, and Y. Koide, "Logic circuits with hydrogenated diamond field-effect transistors," *IEEE Electron Dev. Lett.*, vol. 38, no. 7, pp. 922–925, Jul. 2017, doi: 10.1109/LED.2017.2702744.
- [7] X. Yu, J. Zhou, C. Qi, Z. Cao, Y. Kong, and T. Chen, "A high frequency H-diamond MISFET with  $f_{Tf_{max}}$  of 70/80 GHz," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1373–1376, Sep. 2018.
- [8] J. Liu, H. Oosato, B. Da, T. Teraji, A. Kobayashi, H. Fujioka, and Y. Koide, "Operations of hydrogenated diamond metal–oxide–semiconductor field-effect transistors after annealing at 500 °C," *J. Phys. D: Appl. Phys.*, vol. 52, no. 31, p. 315104, May 2019.
- [9] M. Iwataki, N. Oi, K. Horikawa, S. Amano, J. Nishimura, T. Kageura, M. Inaba, A. Hiraiwa, and H. Kawarada, "Over 12000 A/cm<sup>2</sup> and 3.2 mΩ cm<sup>2</sup> miniaturized vertical-type two-dimensional hole gas diamond MOSFET," *IEEE Elec. Dev. Lett.*, vol. 41, pp. 111–114, Jan. 2020.
- [10] M. Schreck, S. Gsell, R. Brescia, and F. Martin, "Ion bombardment induced buried lateral growth: the key mechanism for the synthesis of single crystal diamond wafers," *Sci. Rep.*, vol. 7, p. 44462, March 2017.